

1 **WHAT IS CLAIMED IS:**

2 1. An electrostatic discharge (ESD) protection circuit, comprising:
3 a silicon controlled switch (SCS) installed between positive and negative
4 power supply nodes;
5 a switch control circuit installed between the positive power supply
6 terminal and the gate of the silicon controlled switch (SCS);
7 a metal oxide semiconductor field effect transistor (MOSFET) connected to
8 a transistor emitter in the silicon controlled switch (SCS) to cause the silicon
9 controlled switch (SCS) to be triggered into conduction; and
10 a transistor control circuit installed between the positive power supply
11 terminal and the metal oxide semiconductor field effect transistor (MOSFET);
12 whereby when the forward over-voltage stress occurs over the positive
13 power supply terminal in the active mode, the transistor control circuit can be
14 enabled to turn on the metal oxide semiconductor field effect transistor
15 (MOSFET), and at the same time the switch control circuit can be enabled to
16 trigger the silicon controlled switch (SCS) into conduction to form a discharging
17 path, such that the terminal voltage over the positive power supply terminal will
18 be rapidly decreased to the level of a holding voltage of the silicon controlled
19 switch (SCS) to provide ESD protection and prevent latch-up of the silicon
20 controlled switch (SCS).

21 2. The ESD protection circuit as claimed in claim 1, wherein the silicon
22 controlled switch (SCS) is formed by an NPN transistor and a PNP transistor,
23 wherein a first anode of the SCR is formed by an emitter of the PNP transistor,
24 and a second anode of the SCR is formed by a base of the PNP transistor which is

1 connected to the positive power supply terminal through a resistor R_N , and a
2 cathode is formed by a collector of the PNP transistor which is connected to a
3 base of the NPN transistor and further through a resistor R_{SUB} to the ground
4 terminal, and a gate is formed by the base of the PNP transistor which is
5 connected to a collector of the NPN transistor.

6 3. The ESD protection circuit as claimed in claim 1, the transistor control
7 circuit is formed by a capacitor and a resistor, and the capacitor-resistor node is
8 connected to the gate of the metal oxide semiconductor field effect transistor
9 (MOSFET), such that a time constant of the circuit can be determined by
10 adjusting the values of the capacitor and the resistor, so as to control the
11 conduction time of the metal oxide semiconductor field effect transistor
12 (MOSFET).

13 4 The ESD protection circuit as claimed in claim 2, wherein the switch
14 control circuit has a Zener diode connected across the base electrodes of
15 complementary PNP/NPN transistors in the silicon controlled switch (SCS), so
16 that a discharge current can continue after the metal oxide semiconductor field
17 effect transistor (MOSFET) is disabled.

18 5. The ESD protection circuit as claimed in claim 4, wherein the Zener
19 diode of the switch control circuit is connected in series by a diode.

20 6. The ESD protection circuit as claimed in claim 2, wherein the silicon
21 controlled switch (SCS) is connected to the ground terminal through a diode
22 array in series.

23 7. The ESD protection circuit as claimed in claim 6, wherein the metal
24 oxide semiconductor field effect transistor (MOSFET) is connected between the

1 silicon controlled switch (SCS) and the ground terminal through a drain and a
2 source, and the gate is coupled to the transistor control circuit.

3 8. The ESD protection circuit as claimed in claim 2, wherein the silicon
4 controlled switch (SCS) is connected to the positive power supply terminal
5 through a diode array in series.

6 9. The ESD protection circuit as claimed in claim 8, wherein the metal
7 oxide semiconductor field effect transistor (MOSFET) is connected between the
8 positive power supply terminal and the silicon controlled switch (SCS) through a
9 drain and a source, and the gate is coupled to the transistor control circuit.

10 10. The ESD protection circuit as claimed in claim 2, wherein the switch
11 control circuit has a NMOS transistor connected across the base electrodes of
12 complementary PNP/NPN transistors in the silicon controlled switch (SCS).

13 11. The ESD protection circuit as claimed in claim 1, wherein the silicon
14 controlled switch (SCS) is formed by an NPN transistor and a PNP transistor,
15 wherein a first anode of the SCR is formed by an emitter of the NPN transistor,
16 and a second anode of the SCR is formed by a base of the NPN transistor which
17 is connected to the negative power supply terminal through a resistor R_N , and a
18 cathode is formed by a collector of the NPN transistor which is connected to a
19 base of the PNP transistor, and a gate of the SCR is formed by the base of the
20 NPN transistor which is connected to a collector of the PNP transistor.